Team

Established in 1997 as an initiative of Prof. Guido Araujo, the Computer Systems Laboratory (LSC) operates as a dedicated research division within the Institute of Computing at the University of Campinas. Committed to the evolution and enhancement of computer system technologies, LSC's core mission revolves around undertaking cutting-edge research and innovation in this rapidly advancing field. The Laboratory concentrates its explorations on key research areas such as Digital Systems Design, Computer Architecture, Parallel Computing, Embedded Systems, and Compilers, with an ongoing focus on integrating advancements in these disciplines to push the frontiers of technology.

Professors

Guido Araújo

Full professor

Profile picture

Areas of Interest:
Computer Architecture
Programming Languages and Compilers
Digital Circuit Design and Testing

Rodolfo Azevedo

Full professor

Profile picture

Areas of Interest:
Computer Architecture
Programming Languages and Compilers
Digital Circuit Design and Testing

Sandro Rigo

Associate Professor

Profile picture

Areas of Interest:
Computer Architecture
Programming Languages and Compilers
High-Performance Computing

Presentation Video

Lucas Wanner

Associate Professor

Profile picture

Areas of Interest:
Computer Architecture
Distributed Systems
Embedded Systems
Operating Systems

Ricardo Pannain

Assistant Professor

Profile picture

Areas of Interest:
Computer Architecture
Programming Languages and Compilers
High-Performance Computing
Computer Systems Design

Hervé Yviquel
(Lab coordinator)

Assistant Professor

Profile picture

Areas of Interest:
Parallel and High Performance Computing
Programming Languages ​​and Compilers
Scientific Computing. Computer Architecture

Presentation Video

Isaías Bittencourt Felzmann

Assistant Professor

Profile picture

Areas of Interest:
Computer Architecture
Energy efficient systems
Embedded Systems

Collaborators

Profile picture

Alexandro Baldassin

Associate Professor at UNESP

Profile picture

Emílio de Camargo Francesquini

Assistant Professor at UFABC

Profile picture

José Manuel Monsalve Diaz

Researcher at AMD Research

Profile picture

Leandro Negri Zanotto

Cloud Engineer at Oracle

Researchers

Profile picture

Ronaldo Givisiez Melo Rodrigues

Postdoc Researcher

Profile picture

Eryck Pedro da Silva

Postdoc Researcher

PhD Students

Profile picture

Lucas Alvarenga

Advisor: Guido Costa Souza de Araújo

Research Title: Optimizing Tensor Computations via Architecture-Aware Slicing for Multicore Processors

Profile picture

Pedro Ferrazoli Ciambra

Advisor: Hervé Cédric Yviquel

Co-advisor: Maxime Pelcat, Mickaël Dardaillon

Research Title: Advancing Dataflow Compilation with MLIR: Multidimensional and Ownership-based Scheduling and Extraction of Affine Loops in Synchronous Dataflow

Profile picture

Pedro Henrique Di Francia Rosso

Advisor: Guido Costa Souza de Araújo

Co-advisor: Emílio de Camargo Francesquini

Research Title: Integrating FPGA Acceleration to OpenMP Distributed Computing

Research link
Profile picture

Rodrigo Ceccato de Freitas

Advisor: Hervé Cédric Yviquel

Co-advisor: Jose M Monsalve Diaz

Research Title: A Task-Based Approach for Optimizing I/O and Memory operations in heterogeneous HPC System

Profile picture

Vitoria Dias Moreira Pinho

Advisor: Hervé Cédric Yviquel

Co-advisor: Emilio Francesquini

Research Title: Title Not Yet Decided

MSc Students

Profile picture

César Guedes Carneiro

Advisor: Guido Costa Souza de Araújo

Co-advisor: Sandro Rigo

Research Title: Integrating Multi-dimensional Tensor Packing into Polyheadral Loop Optimizations

Profile picture

Gabriel Pimentel Gomes

Advisor: Rodolfo Azevedo

Research Title: Avaliação de métodos de Verificação de Processadores RISC-V

Profile picture

George Gigilas Junior

Advisor: Hervé Cédric Yviquel

Research Title: Evaluating the superstep wavefield propagation method for seismic wave modeling

Profile picture

Girlana Souza

Advisor: Isaías Bittencourt Felzmann

Co-advisor: Lucas Francisco Wanner

Research Title: Title Not Yet Decided

Profile picture

Iago Caran Aquino

Advisor: Sandro Rigo

Co-advisor: Lucas Francisco Wanner

Research Title: Simulating Matrix Accelerators for RISC-V

Profile picture

Jhonatan Cléto

Advisor: Hervé Cédric Yviquel

Research Title: Optimizing Remote Offloading for Accelerators in Task-Based HPC Runtime Systems

Profile picture

Luc Joffily Ribas

Advisor: Guido Costa Souza de Araújo

Research Title: Operations with Structured Sparse Matrices and their Integration into the RISC-V Architecture

Profile picture

Lucas Oliveira Pimenta dos Reis

Advisor: Lucas Francisco Wanner

Co-advisor: Sandro Rigo

Research Title: Exploring Runtime Software Approximations with Just-In-Time compilation

Profile picture

Paulo Roberto Oliveira Ferreira

Advisor: Hervé Cédric Yviquel

Co-advisor: Ronaldo Rodrigues

Research Title: Physics Informed Machine Learning for Full Waveform Inversion

Profile picture

Roosevelt Jhans Ubaldo Chavez

Advisor: Hervé Cédric Yviquel

Research Title: Title Not Yet Decided

Profile picture

Tales Perroni Nicoletti

Advisor: Lucas Francisco Wanner

Research Title: Title Not Yet Decided

Profile picture

Thais Aparecida Silva Camacho

Advisor: Guido Costa Souza de Araújo

Co-advisor: Marcio

Research Title: Using Task-graph Caching to Accelerate TVM Code Generation

Profile picture

Tiago da Silva Almeida

Advisor: Lucas Francisco Wanner

Co-advisor: Isaías Bittencourt Felzmann

Research Title: Title Not Yet Decided

Undergraduates

Profile picture

Diego Daniel Vilaça Vieira

Advisor: Hervé Cédric Yviquel

Research Title: Title Not Yet Decided

Profile picture

Enzo Pacheco Bertoloti

Advisor: Rodolfo Azevedo

Research Title: Processor CI

Research link
Profile picture

Gabriel Cabral

Advisor: Rodolfo Azevedo

Research Title: Processor CI

Research link
Profile picture

Giovani Lorenzo Bianchini dos Santos

Advisor: Lucas Francisco Wanner

Research Title: Title Not Yet Decided

Profile picture

Julio Nunes Avelar

Advisor: Rodolfo Azevedo

Research Title: ProcessorCI: Integração Contínua para processadores RISC-V em FPGAs

Research link