

@ARTICLE{894158,  
author={Araujo, G. and Centoducatte, P. and Azevedo, R. and Pannain, R.},  
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},  
title={Expression-tree-based algorithms for code compression on embedded RISC architectures},  
year={2000},  
month=oct,  
volume={8},  
number={5},  
pages={530 -533},  
keywords={IBM PowerPC 405;MIPS R4000 processor;SPEC CINT95 programs;code compression;dictionary-based decompression engines;embedded RISC architectures;encoded symbol extraction;encoded symbol granularity;expression-tree-based algorithms;mass production;program expression trees;VLSI;data compression;embedded systems;microprocessor chips;reduced instruction set computing;trees (mathematics);},  
doi={10.1109/92.894158},  
ISSN={1063-8210},}